{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:40:35Z","timestamp":1725572435955},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379015","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"111-116","source":"Crossref","is-referenced-by-count":0,"title":["Cost-effective smart memory implementation for parallel backprojection in computed tomography"],"prefix":"10.1109","author":[{"given":"Qiuling","family":"Zhu","sequence":"first","affiliation":[]},{"given":"Larry","family":"Pileggi","sequence":"additional","affiliation":[]},{"given":"Franz","family":"Franchetti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.21"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288189"},{"key":"14","article-title":"Application-specific logic-in-memory for polar format synthetic aperture radar","author":"zhu","year":"2011","journal-title":"HPEC"},{"key":"11","article-title":"Parallel-beam backprojection: An fpga implementation optimized for medical imaging","author":"srdjan","year":"2002","journal-title":"FPGA"},{"journal-title":"Memory Architecture for Data Intensive Image Processing Algorithms in Reconfigurable Hardware","year":"2003","author":"yu","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/42.56333"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/23.552746"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.209987"},{"journal-title":"Chip Multiprocessor Generator Automatic Generation of Custom and Heterogeneous Compute Platforms","year":"2011","author":"shacham","key":"10"},{"key":"7","first-page":"19","article-title":"Reconfigurable Hardware for Tomographic Processing","author":"luiz","year":"1998","journal-title":"Proc XI Brazilian Symp Integrated Circuit Design"},{"key":"6","first-page":"185","article-title":"Multi gpu implementation of iterative tomographic reconstruction algorithm","author":"jang","year":"2009","journal-title":"ISBI"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(87)90008-6"},{"year":"0","key":"4"},{"key":"9","article-title":"Design of embedded memory and logic based on pattern constructs","author":"morris","year":"0","journal-title":"Symposia on VLSI Technology June 2011"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556202"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:26:28Z","timestamp":1602689188000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379015"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379015","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}