{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:34:45Z","timestamp":1729650885835,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379020","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"141-146","source":"Crossref","is-referenced-by-count":2,"title":["Interval arithmetic based input vector control for RTL subthreshold leakage minimization"],"prefix":"10.1109","author":[{"given":"Shilpa","family":"Pendyala","sequence":"first","affiliation":[]},{"given":"Srinivas","family":"Katkoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970906"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821547"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382634"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945400"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/92.988724"},{"journal-title":"Asu Predictive Technology Model Website","year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/4.871328"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606670"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159754"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1998.814856"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/43.766723"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488556"},{"journal-title":"International Technology Roadmap for Semiconductor","year":"2010","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722260"},{"key":"7","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/TVLSI.2005.863747","article-title":"A combined gate replacement and input vector control approach for leakage current reduction","volume":"14","author":"yuan","year":"2006","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.904101"},{"key":"4","first-page":"90","article-title":"Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories","author":"powell","year":"0","journal-title":"Proc ISLPED 2000"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810339"},{"key":"8","first-page":"30","article-title":"Combined dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems","author":"yan","year":"0","journal-title":"Computer Aided Design 2003 ICCAD-2003 International Conference On Nov 2003"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:25:52Z","timestamp":1602689152000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379020"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379020","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}