{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:27:30Z","timestamp":1725402450288},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379024","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"165-170","source":"Crossref","is-referenced-by-count":3,"title":["A physical design study of fabscalar-generated superscalar cores"],"prefix":"10.1109","author":[{"given":"Niket K.","family":"Choudhary","sequence":"first","affiliation":[]},{"given":"Brandon H.","family":"Dwiel","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Clock Domain Crossing","year":"0","key":"13"},{"journal-title":"A Synthesizable RTL Model of A Pipelined Instruction Fetch Unit for Superscalar Processors","year":"2010","author":"gandhi","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.18"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2105692"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.23"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237169"},{"key":"7","article-title":"Nangate 45nm Open Cell Library","author":"knudsen","year":"2008","journal-title":"CDNLive! EMEA"},{"journal-title":"ARM Cortex-A15","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337602"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.2"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189225"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:26:29Z","timestamp":1602689189000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379024"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379024","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}