{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:36:36Z","timestamp":1725554196460},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379032","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"213-218","source":"Crossref","is-referenced-by-count":0,"title":["Methodology for early estimation of hierarchical routing resources in 3D FPGAs"],"prefix":"10.1109","author":[{"given":"Krishna Chaitanya","family":"Nunna","sequence":"first","affiliation":[]},{"given":"Farhad","family":"Mehdipour","sequence":"additional","affiliation":[]},{"given":"Masayoshi","family":"Yoshimura","sequence":"additional","affiliation":[]},{"given":"Kazuaki","family":"Murakami","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8499-9"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117207"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597203"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855945"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368739"},{"journal-title":"Xilinx Virtex-II Platform FPGAs Complete Data Sheet","year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249359"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"1","first-page":"11","article-title":"Placement and Routing for Three-Dimensional FPGAs","author":"alexander","year":"1996","journal-title":"Proc 4th Canadian Workshop Field-Programmable Devices"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183119"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084635"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"5","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A New Packing, Placement and Routing Tool for FPGA Research","author":"betz","year":"1997","journal-title":"International workshop on field programmable logic and applications"},{"journal-title":"VPR-Source Code and Benchmarks","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/16.661220"},{"journal-title":"Analytical Methods for a priori Wire Length Estimates in Computer systems","year":"1998","author":"stroobandt","key":"8"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:27:00Z","timestamp":1602689220000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379032"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379032","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}