{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:22:57Z","timestamp":1725438177498},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379036","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"237-242","source":"Crossref","is-referenced-by-count":0,"title":["Aging-aware caches with graceful degradation of performance"],"prefix":"10.1109","author":[{"given":"Haroon","family":"Mahmood","sequence":"first","affiliation":[]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[]},{"given":"Mirko","family":"Loghi","sequence":"additional","affiliation":[]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837486"},{"key":"16","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE 4th Annual Workshop on Workload Characterization"},{"key":"13","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"11","article-title":"NBTI-Resilient Memory Cells with NAND Gates for Highly-Ported Structures","author":"abella","year":"0","journal-title":"Workshop on Dependable and Secure Nanocomputing June 2007"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537452"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594264"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796528"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.039"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.15"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176498"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763152"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457137"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840916"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2010.5548256"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:25:51Z","timestamp":1602689151000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379036"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379036","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}