{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:56:13Z","timestamp":1725504973746},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379042","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:55:47Z","timestamp":1355849747000},"page":"263-266","source":"Crossref","is-referenced-by-count":0,"title":["Cost-effective TSV redundancy configuration"],"prefix":"10.1109","author":[{"given":"Jongpil","family":"Jung","sequence":"first","affiliation":[]},{"given":"Kyungsu","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Jae-Jin","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Youngjun","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Chong-Min","family":"Kyung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.37"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306569"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"5","article-title":"New Multi-Layer Stacking Technology and Trial Manufacture","author":"miyakawa","year":"2007","journal-title":"3D Architectures for Semiconductor Integration and Packaging"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770702"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"journal-title":"The Nangate 45nm Open Cell Library","year":"0","key":"11"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:25:53Z","timestamp":1602674753000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379042"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379042","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}