{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:14:44Z","timestamp":1725484484600},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379044","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T16:55:47Z","timestamp":1355849747000},"page":"271-274","source":"Crossref","is-referenced-by-count":0,"title":["FPGA power reduction by guarded evaluation considering physical information"],"prefix":"10.1109","author":[{"given":"Chirag","family":"Ravishankar","sequence":"first","affiliation":[]},{"given":"Andrew","family":"Kennings","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Anderson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"211","article-title":"Power-aware technology mapping for LUTbased FPGAs","author":"anderson","year":"0","journal-title":"IEEE Int'l Conference on FPT 2002"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"10","first-page":"85","article-title":"The effect of LUT and cluster size on deepsubmicron FPGA performance and density","author":"ahmed","year":"2002","journal-title":"ACM\/SIGDA FPGA"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723141"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216946"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629937"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159755"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534925"},{"key":"9","first-page":"312","article-title":"A flexible power model for FPGAs","author":"poon","year":"0","journal-title":"Int'l Conf on FPL 2002"},{"journal-title":"Berkeley Logic Synthesis and Verification Group ABC - A System for Sequential Synthesis and Verification","year":"2009","key":"8"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:26:59Z","timestamp":1602674819000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379044"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379044","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}