{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:45:34Z","timestamp":1725414334105},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379045","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"275-278","source":"Crossref","is-referenced-by-count":1,"title":["A soft error robust 32kb SRAM macro featuring access transistor-less 8T cell in 65-nm"],"prefix":"10.1109","author":[{"given":"Jaspal Singh","family":"Shah","sequence":"first","affiliation":[]},{"given":"David","family":"Nairn","sequence":"additional","affiliation":[]},{"given":"Manoj","family":"Sachdev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2033796"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175845"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/23.488777"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2032090"},{"key":"6","first-page":"300","article-title":"SRAM SER in 90, 130 and 180 nm bulk and SOI technologies","author":"cannon","year":"2004","journal-title":"Proc IEEE Int Rel Physics Symp"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839510"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS) report","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1994.307864"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:26:30Z","timestamp":1602689190000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379045"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379045","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}