{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:07Z","timestamp":1761581047780},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379047","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"283-286","source":"Crossref","is-referenced-by-count":3,"title":["A high-throughput and low-latency interconnection network for multi-core Clusters with 3-D stacked L2 tightly-coupled data memory"],"prefix":"10.1109","author":[{"given":"Kyungsu","family":"Kang","sequence":"first","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Giovanni De","family":"Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"CACTI 4 0","year":"2006","author":"tarjan","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.4"},{"journal-title":"ARM Cortex-M3 Processor [Online]","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"journal-title":"Introduction to Queueing Networks","year":"1998","author":"gelenbe","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653753"},{"journal-title":"Platform 2012 A Many-core Programmable Accelerator for Ultra-Efficient Embedded Computing in Nanometer Technology","year":"2010","key":"3"},{"journal-title":"The Hypercore Architecture","year":"2010","key":"2"},{"journal-title":"The next Generation CUDA Architecture Code Named Fermi [Online]","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457227"},{"key":"7","first-page":"14","article-title":"Evaluating the imagine stream architecture","author":"ahn","year":"2004","journal-title":"ISCA"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.6"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.11"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:26:29Z","timestamp":1602689189000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379047"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379047","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}