{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:40:23Z","timestamp":1761648023434},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379048","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"287-290","source":"Crossref","is-referenced-by-count":12,"title":["Low cost adjacent double error correcting code with complete elimination of miscorrection within a dispersion window for Multiple Bit Upset tolerant memory"],"prefix":"10.1109","author":[{"given":"Avijit","family":"Dutta","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/55.843160"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675126"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.27"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0402"},{"journal-title":"Algebraic Coding Theory","year":"1968","author":"berlekamp","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1959.1057524"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081647"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/12.737679"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.52"},{"key":"4","article-title":"Multiple Bit Upset Tolerant Memory Using a Seletive Cycle AvoidanceBased SEC-DED-DAEC Code","author":"dutta","year":"0","journal-title":"Proceedings of VLSI Test Symposium 2007"},{"key":"9","first-page":"519","article-title":"Characterization of Multibit Soft Error Events in Advanced SRAMs","author":"maiz","year":"2003","journal-title":"Proc IEEE Int Electron Device Meeting"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:27:00Z","timestamp":1602689220000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379048"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379048","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}