{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:09:52Z","timestamp":1725523792960},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/vlsi-soc.2012.6379051","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:55:47Z","timestamp":1355867747000},"page":"299-302","source":"Crossref","is-referenced-by-count":0,"title":["ARRA: Application-guided reliability-enhanced registerfile architecture for embedded processors"],"prefix":"10.1109","author":[{"given":"Hamed","family":"Tabkhi","sequence":"first","affiliation":[]},{"given":"Gunar","family":"Schirner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"13"},{"key":"11","first-page":"715","article-title":"Dspstone: A dsp-oriented benchmarking methodology","author":"zivojnovic","year":"0","journal-title":"Proceedings of the International Conference on Signal Processing Applications and Technology 1994"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/TDMR.2010.2041234"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/DATE.2005.181"},{"key":"2","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1145\/1176760.1176811","article-title":"Cost-efficient soft error protection for embedded microprocessors","author":"blom","year":"2006","journal-title":"Proceedings of the 2006 International Conference on Compilers Architecture and Synthesis for Embedded Systems"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TCAD.2010.2049050"},{"key":"10","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"0","journal-title":"IEEE International Workshop on Workload Characterization 2001 WWC-4"},{"year":"2008","journal-title":"Blackfin Processor Programming Reference Mannual","key":"7"},{"year":"2010","journal-title":"TMS320C64x\/C64x+ DSP CPU and Instruction Set Reference Guide","key":"6"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006714","article-title":"Synchroscalar: A multiple clock domain, power-aware, tile-based embedded processor","author":"oliver","year":"2004","journal-title":"Proceedings of the 31st Annual International Symposium on Computer Architecture"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/1754405.1754409"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/DATE.2012.6176535"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/1086228.1086266"}],"event":{"name":"2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2012,10,7]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2012,10,10]]}},"container-title":["2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:25:50Z","timestamp":1602689150000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6379051"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2012.6379051","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}