{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:47:14Z","timestamp":1729658834406,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673248","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"58-59","source":"Crossref","is-referenced-by-count":4,"title":["High-speed Binary Signed-Digit RNS adder with posibit and negabit encoding"],"prefix":"10.1109","author":[{"given":"Somayeh","family":"Timarchi","sequence":"first","affiliation":[]},{"given":"Maryam","family":"Saremi","sequence":"additional","affiliation":[]},{"given":"Mahmood","family":"Fazlali","sequence":"additional","affiliation":[]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"174","article-title":"A sequential modular multiplication algorithm using residue signed-digitadditions","author":"wei","year":"2011","journal-title":"Bali TENCON IEEE Region 10 Conference"},{"key":"2","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","article-title":"Signed-digit number representations for fast parallel arithmetic","volume":"10","author":"avizenis","year":"1961","journal-title":"IRE Trans on Electronic Computers"},{"key":"1","first-page":"247","article-title":"Reliable Structure for Moduli Set {2n-1, 2n, 2n+1} Adders Based on a Novel RNS Representation","author":"timarchi","year":"2010","journal-title":"The 28th IEEE International Conference on Computer Design (ICCD"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2012.6316422"},{"journal-title":"1-out-of-3 Binary Signed-Digit Moular Adder","year":"2013","author":"saremi","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2011.0059"},{"key":"4","first-page":"1","article-title":"Binary signed digit number adder design with error detection capability","author":"kharbash","year":"2007","journal-title":"9th International Symposium on Signal Processing and its Applications"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673248.pdf?arnumber=6673248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:49Z","timestamp":1498088329000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673248","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}