{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:16:28Z","timestamp":1729642588890,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673254","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T19:45:44Z","timestamp":1386186344000},"page":"78-83","source":"Crossref","is-referenced-by-count":5,"title":["A debugging method for gate level circuit designs by introducing programmability"],"prefix":"10.1109","author":[{"given":"Kosuke","family":"Oshima","sequence":"first","affiliation":[]},{"given":"Takeshi","family":"Matsumoto","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1007\/978-3-642-21581-0_19","article-title":"Abstraction-based algorithm for 2QBF","volume":"6695","author":"janota","year":"2011","journal-title":"Theory and Applications of Satisfiability Testing - SAT 2011"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.55"},{"journal-title":"Icarus verilog","year":"0","key":"10"},{"key":"1","first-page":"237","article-title":"Increasing yield using partially-programmable circuits","author":"yamashita","year":"2010","journal-title":"Proceedings of the Workshop of Synthesis and System Integration of Mixed Information Technologies"},{"key":"7","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An academic industrial-strength verification tool","volume":"6174","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"key":"6","doi-asserted-by":"crossref","first-page":"75","DOI":"10.3233\/SAT190039","article-title":"PicoSAT essentials","author":"biere","year":"2008","journal-title":"Journal on Satisfiability Boolean Modeling and Computation (JSAT)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382572"},{"key":"4","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1007\/978-3-642-31612-8_10","article-title":"Solving QBF with counterexample guided refinement","volume":"7317","author":"janota","year":"2012","journal-title":"Theory and Applications of Satisfiability Testing (SAT) 2012"},{"journal-title":"Aiger","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.3141"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673254.pdf?arnumber=6673254","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,11]],"date-time":"2020-08-11T10:20:25Z","timestamp":1597141225000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673254\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673254","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}