{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:57:39Z","timestamp":1759147059454},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673258","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T19:45:44Z","timestamp":1386186344000},"page":"102-107","source":"Crossref","is-referenced-by-count":10,"title":["Power-aware SoC test optimization through dynamic voltage and frequency scaling"],"prefix":"10.1109","author":[{"given":"Vijay","family":"Sheshadri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prathima","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Introduction to Advanced System-on-Chip Test Design and Optimization","year":"2005","author":"larsson","key":"19"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233019"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197670"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817128"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548882"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197663"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041747"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923464"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470686"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1142\/S1469026806002052"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016589322936"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029648"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.28"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894299"},{"key":"25","first-page":"51","article-title":"An efficient approach to SoC wrapper design, TAM configuration and test scheduling","author":"pouget","year":"2003","journal-title":"Proc IEEE European Test Workshop"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367062"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398360"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.199"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492732"},{"journal-title":"ITC 2002 SOC Benchmarking Initiative","year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0928-2"},{"journal-title":"International Technology Roadmap for Semiconductors 2008 Update Overview","year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.200"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510876"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2013.6562685"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556983"},{"key":"31","article-title":"Test time reduction using aynchronous clocking","author":"venkataramani","year":"2013","journal-title":"Proc International Test Conf Sept"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299240"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437598"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673258.pdf?arnumber=6673258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T22:22:08Z","timestamp":1490221328000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673258","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}