{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T05:20:38Z","timestamp":1725600038564},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673260","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"112-117","source":"Crossref","is-referenced-by-count":2,"title":["Minimization of EP-SOPs via Boolean relations"],"prefix":"10.1109","author":[{"given":"Anna","family":"Bernasconi","sequence":"first","affiliation":[]},{"given":"Valentina","family":"Ciriani","sequence":"additional","affiliation":[]},{"given":"Gabriella","family":"Trucco","sequence":"additional","affiliation":[]},{"given":"Tiziano","family":"Villa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"Logic synthesis and optimization benchmarks user guide version 3.0","author":"yang","year":"1991","journal-title":"User Guide Microelectronic Center"},{"key":"11","article-title":"Boolean relations and the incomplete specification of logic networks","author":"brayton","year":"1989","journal-title":"International Conference on Very Large Scale Integration"},{"key":"12","first-page":"109","article-title":"New generalizations of shannon decomposition","author":"kerntopf","year":"2001","journal-title":"Proc Int l Workshop Applications of the Reed-Muller Expansion in Circuit Design"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090894"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.165"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.211"},{"key":"10","first-page":"24","article-title":"ABC: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"CAV10 Springer LNCS 6174"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.105"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313248"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.208"},{"key":"4","first-page":"57","article-title":"Projected dont cares","author":"bernasconi","year":"2012","journal-title":"Euromicro Conf on Digital System Design (DSD)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2003.12.010"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.11.009"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673260.pdf?arnumber=6673260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:22:08Z","timestamp":1490206928000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673260\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673260","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}