{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:18:18Z","timestamp":1758892698223},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673262","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"124-129","source":"Crossref","is-referenced-by-count":12,"title":["A framework for Compiler Level statistical analysis over customized VLIW architecture"],"prefix":"10.1109","author":[{"given":"Amir Hossein","family":"Ashouri","sequence":"first","affiliation":[]},{"given":"Vittorio","family":"Zaccaria","sequence":"additional","affiliation":[]},{"given":"Sotirios","family":"Xydis","sequence":"additional","affiliation":[]},{"given":"Gianluca","family":"Palermo","sequence":"additional","affiliation":[]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.21"},{"key":"17","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1145\/1242531.1242553","article-title":"Fast compiler optimisation evaluation using code-feature based performance prediction","author":"dubach","year":"2007","journal-title":"Proceedings of the 4th International Conference on Computing Frontiers ACM"},{"key":"18","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1145\/1242531.1242553","article-title":"Fast compiler optimisation evaluation using code-feature based performance prediction","author":"dubach","year":"2007","journal-title":"Conf Computing Frontiers"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.37"},{"key":"16","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1145\/1176760.1176765","article-title":"Automatic performance model construction for the fast software exploration of new hardware designs","author":"cavazos","year":"2006","journal-title":"Proceedings of the 2006 International Conference on Compilers Architecture and Synthesis for Embedded Systems ACM"},{"key":"13","first-page":"369","article-title":"P-vex: A reconfigurable and extensible softcore vliw processor","author":"wong","year":"2008","journal-title":"ICECE Technology 2008 FPT 2008 International Conference on"},{"journal-title":"Hewlett-packard Laboratories Vex Toolchain","year":"0","key":"14"},{"key":"11","article-title":"St200: A vliw architecture for mediaoriented applications","author":"faraboschi","year":"2000","journal-title":"Microprocessor Forum 2000 San Jose CA"},{"journal-title":"Core Architecture Kalray Orsay France [Online] Available","year":"2012","key":"12"},{"journal-title":"R Statistical Tool University of Auckland","year":"2012","author":"gentleman","key":"21"},{"journal-title":"Multicube Explorer","year":"0","key":"20"},{"key":"22","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/764808.764833","article-title":"A systemlevel methodology for fast multi-objective design space exploration","author":"palermo","year":"2003","journal-title":"Proceedings of the 14th ACM Great Lakes Symposium on VLSI ACM"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2002.1017616"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.2307\/2334776"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466494"},{"journal-title":"Embedded Computing A VLIW Approach to Architecture Compilers and Tools","year":"2004","author":"fisher","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SITIS.2008.69"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2009.932433"},{"journal-title":"Rose Compiler Infrastructure [online] Available [Online] Available","year":"0","key":"7"},{"journal-title":"The LLVM Website","year":"2013","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3200-2_7"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675827"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1811212.1811219"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673262.pdf?arnumber=6673262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,8]],"date-time":"2023-07-08T13:47:20Z","timestamp":1688824040000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673262","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}