{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:40:58Z","timestamp":1725392458582},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673264","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"134-137","source":"Crossref","is-referenced-by-count":0,"title":["GR-PA: A cost pre-allocation model for global routing"],"prefix":"10.1109","author":[{"given":"Leandro","family":"Nunes","sequence":"first","affiliation":[]},{"given":"Tiago","family":"Reimann","sequence":"additional","affiliation":[]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Global Routing Metrics","year":"2008","author":"westra","key":"3"},{"key":"2","first-page":"576","author":"xu","year":"2009","journal-title":"FastRoute 4 0 Global Router with Efficient Via Minimization"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837324"},{"key":"1","first-page":"582","author":"chen","year":"2009","journal-title":"High-Performance Global Routing with Fast Overflow Reduction"},{"key":"7","article-title":"A scalable and accurate rectilinear steiner minimal tree algorithm","author":"wong","year":"2008","journal-title":"Proc IEEE Int'l Symp VLSI Design Automation and Test"},{"key":"6","article-title":"BoxRouter 2.0: Architecture and implementation of a hybrid and robust global router","author":"cho","year":"2007","journal-title":"Proc IEEE\/ACM Intl Conference on Computer-Aided Design (ICCAD"},{"journal-title":"Roteamento Global de Circuitos VLSI Microelectronics Master Thesis","year":"2011","author":"reimann","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687549"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006082"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2066030"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353663"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673264.pdf?arnumber=6673264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:22:09Z","timestamp":1490206929000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673264","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}