{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:03:08Z","timestamp":1725436988846},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673265","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T19:45:44Z","timestamp":1386186344000},"page":"138-143","source":"Crossref","is-referenced-by-count":4,"title":["Gate sizing in the presence of gate switching activity and input vector control"],"prefix":"10.1109","author":[{"given":"Nathaniel A.","family":"Conos","sequence":"first","affiliation":[]},{"given":"Saro","family":"Meguerdichian","sequence":"additional","affiliation":[]},{"given":"Miodrag","family":"Potkonjak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429428"},{"key":"17","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1016\/j.vlsi.2007.01.001","article-title":"Minimizing the dynamic and subthreshold leakage power consumption using least leakage vector assisted technology mapping","author":"tsui","year":"2008","journal-title":"VLSI Journal"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429427"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"journal-title":"The SimpleScalar-Arm Power Modeling Project","year":"0","author":"mudge","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037637"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391624"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"12","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/TVLSI.2005.863747","article-title":"A combined gate replacement and input vector control approach for leakage current reduction","author":"yuan","year":"2006","journal-title":"VLSI"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920087"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645562"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105409"},{"key":"1","first-page":"847","article-title":"Gate sizing for cell library-based designs","author":"shiyan","year":"2007","journal-title":"DAC"},{"key":"10","first-page":"24","article-title":"Switching-Activity driven gate sizing and Vth assignment for low power design","author":"yu-hui","year":"2006","journal-title":"ASPDAC"},{"journal-title":"Nangate FreePDK45-nm Library","year":"2011","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.281"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393332"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"9","first-page":"783","article-title":"Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673265.pdf?arnumber=6673265","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:38:48Z","timestamp":1498102728000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673265\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673265","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}