{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:05:35Z","timestamp":1729674335068,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673268","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T19:45:44Z","timestamp":1386186344000},"page":"156-161","source":"Crossref","is-referenced-by-count":1,"title":["Performance-driven SRAM macro design with parameterized cell considering layout-dependent effects"],"prefix":"10.1109","author":[{"given":"Yu","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Gong","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Qing","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Mingyu","family":"Li","sequence":"additional","affiliation":[]},{"given":"Shigetoshi","family":"Nakatake","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"251","article-title":"Dynamic Vt SRAM: A leakage tolerant cache memory for low voltage microprocessor","author":"kim","year":"2002","journal-title":"Proc ISLPED"},{"journal-title":"SIA International Technology Roadmap for Semiconductors","year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898070"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231876"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884070"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687496"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1109\/ICCAD.2007.4397248","article-title":"Exploiting sti stress for performance","author":"kahng","year":"2007","journal-title":"Proceedings of the 2007 IEEE\/ACM international conference on Computer-aided design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.84"},{"journal-title":"BSIM4 6 Compact Model","year":"0","key":"9"},{"key":"8","first-page":"464","author":"zhang","year":"2012","journal-title":"CMOS Op-Amp Circuit Synthesis with Geometric Programming Models for Layout-Dependent Effects"},{"key":"11","first-page":"3","article-title":"Leakage power estimation in SRAMs","author":"mamidipaka","year":"2003","journal-title":"Univ of Cal Irvine CECS Techn Report"},{"key":"12","article-title":"Delay and energy consumption analysis of conventional SRAM","volume":"27","author":"arash","year":"2008","journal-title":"Proc Of World Academy of Science Engineering and Technology"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673268.pdf?arnumber=6673268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:38:48Z","timestamp":1498102728000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673268","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}