{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T19:13:38Z","timestamp":1759778018830},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673272","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T19:45:44Z","timestamp":1386186344000},"page":"180-185","source":"Crossref","is-referenced-by-count":3,"title":["Reconfigurable photonic switching: Towards all-optical FPGAs"],"prefix":"10.1109","author":[{"given":"Sebastien","family":"Le Beux","sequence":"first","affiliation":[]},{"given":"Zhen","family":"Li","sequence":"additional","affiliation":[]},{"given":"Christelle","family":"Monat","sequence":"additional","affiliation":[]},{"given":"Xavier","family":"Letartre","sequence":"additional","affiliation":[]},{"given":"Ian","family":"O'Connor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/2093145.2093150"},{"journal-title":"Layout Guidelines for 3D Architectures Including Optical Ring Network-on-Chip (ORN0C)","year":"2011","author":"beux","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.001823"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2006.42"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.000924"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2008.31"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"key":"2","article-title":"Reduction methods for adapting optical network on chip topologies to specific routing applications","author":"oconnor","year":"2008","journal-title":"Proceedings of DCIS"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.62145"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1038\/nature02921"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2010.179"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.184"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1364\/OE.19.005244"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.000150"},{"journal-title":"BLIF ISCAS89 and MCNC Benchmarks","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/LEOS.2007.4382517"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673272.pdf?arnumber=6673272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T22:27:02Z","timestamp":1490221622000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673272","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}