{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T22:37:50Z","timestamp":1775687870626,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673276","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"204-209","source":"Crossref","is-referenced-by-count":7,"title":["Low cost FPGA design and implementation of a stereo matching system for 3D-TV applications"],"prefix":"10.1109","author":[{"given":"Aydin","family":"Aysu","sequence":"first","affiliation":[]},{"given":"Murat","family":"Sayinta","sequence":"additional","affiliation":[]},{"given":"Cevahir","family":"Cigla","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","author":"venuti","year":"2009","journal-title":"Introducing HDMI 1 4 Specification Feature"},{"key":"13","first-page":"19","article-title":"A DTV profile for uncompressed high speed digital interface","author":"standard","year":"2002","journal-title":"EIA\/CEA-861-B"},{"key":"14","first-page":"1","article-title":"Visual discomfort in stereoscopic displays: A review","volume":"53","author":"lambooij","year":"2009","journal-title":"Stereoscopic Displays and Virtual Reality Systems"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.44"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2009.2026831"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCVW.2011.6130315"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2006.70"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014573219977"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2006.884931"},{"key":"7","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1109\/TCSVT.2011.2125570","article-title":"Hardware-efficient belief propagation","volume":"21","author":"liang","year":"2011","journal-title":"IEEE Trans Circuits Systems for Video Technol"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2005.334"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/SIU.2007.4298869"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-006-7899-4"},{"key":"9","first-page":"93","article-title":"Real-Time stereo vision system using semi-global matching disparity estimation: Architecture and FPGA-implementation","author":"banz","year":"2010","journal-title":"Embedded Computer System"},{"key":"8","first-page":"1","article-title":"High memory throughput FPGA architecture for highdefinition belief-propagation stereo matching","author":"prez","year":"2009","journal-title":"Circuit Systems and Signal Proc"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Istanbul, Turkey","start":{"date-parts":[[2013,10,7]]},"end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673276.pdf?arnumber=6673276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:46Z","timestamp":1498088326000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673276","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}