{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:25:31Z","timestamp":1725384331149},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673278","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"216-221","source":"Crossref","is-referenced-by-count":0,"title":["Energy impact in the design space exploration of loop buffer schemes in embedded systems"],"prefix":"10.1109","author":[{"given":"Antonio","family":"Artes","sequence":"first","affiliation":[]},{"given":"Jose L.","family":"Ayala","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Fasthuber","sequence":"additional","affiliation":[]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Sub-Word Handling in Data-Parallel Mapping","author":"psychou","year":"2012","journal-title":"ARCS"},{"journal-title":"Multi-Resolution Time-Frequency Analysis for Detection of Rhythms of EEG Signals","year":"2004","author":"qin","key":"22"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463518"},{"journal-title":"Exploration of Cryptographic Asip Designs for Wireless Sensor Designs","year":"2010","author":"tsekoura","key":"18"},{"journal-title":"Survey of Low-Energy Techniques for Instruction Memory Organisations in Embedded Systems","year":"2012","author":"artes","key":"15"},{"journal-title":"Target Website","year":"0","key":"16"},{"journal-title":"Distributed Loop Controller Architecture for Multithreading in Uni-Threaded VLIW Processors","year":"2006","author":"raghavan","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2004.1342472"},{"key":"11","first-page":"81","article-title":"Memory access scheduling and binding considering energy minimization in multi-bank memory systems","author":"lyuh","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"journal-title":"A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction","year":"2002","author":"jayapala","key":"12"},{"journal-title":"Factoring wavelet transforms into lifting steps","year":"1998","author":"daubechies","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2009.5397828"},{"journal-title":"Advanced Memory Optimization Techniques for Low-Power Embedded Processors","year":"2007","author":"verma","key":"2"},{"journal-title":"Computer Architecture-A Quantitative Approach","year":"2007","author":"hennessy","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"journal-title":"A Distributed Control Path Architecture for VLIW Processors","year":"2005","author":"zhong","key":"7"},{"journal-title":"Dynamic Filter Cache for Low Power Instruction Memory Hierarchy DSD","year":"2004","author":"vivekanandarajah","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/92.645068"},{"journal-title":"Influence of Loop Optimizations on Energy Consumption of Multi-bank Memory Systems","year":"2002","author":"kandemir","key":"4"},{"key":"9","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/LPE.2000.155257","article-title":"a recursive algorithm for low-power memory partitioning","author":"benini","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346182"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673278.pdf?arnumber=6673278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:48Z","timestamp":1498088328000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673278\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673278","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}