{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:13:35Z","timestamp":1729635215482,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673280","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"228-233","source":"Crossref","is-referenced-by-count":3,"title":["Static energy minimization of 3D stacked L2 cache with selective cache compression"],"prefix":"10.1109","author":[{"given":"Jongbum","family":"Park","sequence":"first","affiliation":[]},{"given":"Jongpil","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Kang","family":"Yi","sequence":"additional","affiliation":[]},{"given":"Chong-Min","family":"Kyung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","journal-title":"CACTI 6 5","key":"19"},{"year":"0","journal-title":"Pin 2 7","key":"22"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/1360464.1360472"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/TCAD.2005.850860"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/HPCA.2008.4658641"},{"key":"24","first-page":"501","article-title":"Hot Spot: A compact thermal modeling method for CMOS VLSI systems","volume":"14","author":"huang","year":"2006","journal-title":"IEEE TVLSI"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/TCAD.2010.2101371"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1145\/1594233.1594306"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/1054943.1054945"},{"year":"2004","author":"alameleen","journal-title":"Frequent Pattern Compression A Significance-based Compression Scheme for L2 Caches Technical Report","key":"14"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"12","first-page":"107","article-title":"A fully associative software-managed cache design","author":"hallnor","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"year":"0","key":"21"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"20","first-page":"106","article-title":"The implementation of the 65nm dual-core 64b Merom processor","author":"sakran","year":"2007","journal-title":"Proc ISSCC"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ISSCC.2012.6176969"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/MICRO.2006.18"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/TVLSI.2009.2017750"},{"key":"7","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"6","first-page":"761","article-title":"Temperature-aware leakage minimization technique for real-time systems","author":"yuan","year":"2006","journal-title":"Proc ICCAD"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ISQED.2010.5450550"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/HPCA.2007.346197"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/MDT.2009.93"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ISCA.2008.15"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673280.pdf?arnumber=6673280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:45Z","timestamp":1498088325000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673280\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673280","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}