{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T07:45:30Z","timestamp":1725781530271},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673284","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T19:45:44Z","timestamp":1386186344000},"page":"252-255","source":"Crossref","is-referenced-by-count":9,"title":["IP-core protection for a non-volatile Self-reconfiguring SoC environment"],"prefix":"10.1109","author":[{"given":"W.","family":"Adi","sequence":"first","affiliation":[]},{"given":"S.","family":"Zeitouni","sequence":"additional","affiliation":[]},{"given":"X.","family":"Huang","sequence":"additional","affiliation":[]},{"given":"M.","family":"Fyrbiak","sequence":"additional","affiliation":[]},{"given":"C.","family":"Kison","sequence":"additional","affiliation":[]},{"given":"M.","family":"Jeske","sequence":"additional","affiliation":[]},{"given":"Z.","family":"Alnahhas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1007\/11894063_25","article-title":"Offline HW\/SW Authentication for Reconfigurable Platforms","author":"simpson","year":"2006","journal-title":"Cryptographic Hardware and Embedded Systems-CHES"},{"journal-title":"Security for Volatile FPGAs","year":"2009","author":"drimer","key":"2"},{"journal-title":"Implementation of Security in Actels ProASIC and ProASICPLUS Flash-Based FPGAs","year":"2003","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2013.6604236"},{"key":"7","first-page":"1","article-title":"FPGA time-bounded unclonable authentication","author":"majzoobi","year":"2010","journal-title":"Information Hiding"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224964"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380646"},{"key":"4","first-page":"63","article-title":"FPGA Intrinsic PUFs and their Use for IP protection","author":"guajardo","year":"2007","journal-title":"Cryptographic Hardware and Embedded Systems-CHES"},{"journal-title":"Design Security in Nonvolatile Flash and Antifuse FPGAs Table of Contents","year":"2002","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176618"},{"key":"11","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1007\/978-3-642-33027-8_2","article-title":"Breakthrough silicon scanning discovers backdoor in military chip","author":"skorobogatov","year":"2012","journal-title":"Cryptographic Hardware and Embedded Systems-CHES"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673284.pdf?arnumber=6673284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,4]],"date-time":"2019-08-04T12:18:08Z","timestamp":1564921088000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673284","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}