{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:42:12Z","timestamp":1730302932776,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673286","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T19:45:44Z","timestamp":1386186344000},"page":"260-265","source":"Crossref","is-referenced-by-count":1,"title":["Generating fast logic circuits for m-select n-port Round Robin Arbitration"],"prefix":"10.1109","author":[{"given":"H. Fatih","family":"Ugurdag","sequence":"first","affiliation":[]},{"given":"Fatih","family":"Temizkan","sequence":"additional","affiliation":[]},{"given":"Sezer","family":"Goren","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2003.1292373"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1987.6158699"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.0307"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20045935"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/40.748793"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2004.1327115"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751932"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.253283"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.04.005"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/40.566194"},{"key":"8","first-page":"2047","article-title":"An optimal round-robin arbiter design","volume":"26","author":"jou","year":"2010","journal-title":"J Inform Sci Eng"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673286.pdf?arnumber=6673286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T22:41:30Z","timestamp":1490222490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673286\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673286","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}