{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:13:17Z","timestamp":1729653197794,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673296","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"296-301","source":"Crossref","is-referenced-by-count":1,"title":["Staggered latch bus: A reliable offset switched architecture for long on-chip interconnect"],"prefix":"10.1109","author":[{"given":"Melvin","family":"Eze","sequence":"first","affiliation":[]},{"given":"Ozcan","family":"Ozturk","sequence":"additional","affiliation":[]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051966"},{"journal-title":"NIMO-Group-ASU Predictive Technology Model","year":"2012","key":"10"},{"journal-title":"ITRS Interconnect in International Technology Roadmap for Semiconductors","year":"2011","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998392"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643399"},{"key":"5","article-title":"Signal delay in RC tree networks computer-aided design of Integrated Circuits and Systems","volume":"2","author":"rubinstein","year":"0","journal-title":"IEEE Transactions on"},{"key":"4","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1109\/ISQED.2000.838932","article-title":"Efficient delay calculation in presence of crosstalk","volume":"2000","author":"xiao","year":"0","journal-title":"Quality Electronic Design 2000 ISQED 2000 Proceedings IEEE 2000 First International Symposium on"},{"key":"9","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1109\/DATE.2000.840308","article-title":"A bus delay reduction technique considering crosstalk","author":"hirose","year":"2000","journal-title":"Design Automation and Test in Europe Conference and Exhibition 2000 Proceedings"},{"journal-title":"IC Interconnect Analysis","year":"2002","author":"celik","key":"8"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673296.pdf?arnumber=6673296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:50Z","timestamp":1498088330000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673296","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}