{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:46:28Z","timestamp":1729622788309,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673299","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"314-317","source":"Crossref","is-referenced-by-count":3,"title":["PFT — A low overhead predictability enhancement technique for non-preemptive NoCs"],"prefix":"10.1109","author":[{"given":"Bharath","family":"Sudev","sequence":"first","affiliation":[]},{"given":"Leandro Soares","family":"Indrusiak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134508"},{"key":"2","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"Journal of Systems Architecture"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2008.4738318"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261037"},{"key":"7","first-page":"414","article-title":"AEthereal network on chip: Concepts, architectures, and implementations","volume":"22","author":"goossens","year":"2005","journal-title":"IDTC IEEE"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1081081.1081128"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050067"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.10"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/PRIMEASIA.2009.5397430"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673299.pdf?arnumber=6673299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:48Z","timestamp":1498088328000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673299","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}