{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:55:44Z","timestamp":1729677344839,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673304","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"336-339","source":"Crossref","is-referenced-by-count":11,"title":["Improved read voltage margins with alternative topologies for memristor-based crossbar memories"],"prefix":"10.1109","author":[{"given":"Ioannis","family":"Vourkas","sequence":"first","affiliation":[]},{"given":"Dimitrios","family":"Stathis","sequence":"additional","affiliation":[]},{"given":"Georgios Ch.","family":"Sirakoulis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"1716","DOI":"10.1126\/science.280.5370.1716","article-title":"A defecttolerant computer architecture: Opportunities for nanotechnology","volume":"280","author":"heath","year":"1998","journal-title":"Science"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ESSCIRC.2007.4430310"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TNANO.2006.885016"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/TED.2010.2062187"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1038\/nature06932"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1016\/j.sse.2009.09.034"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/TNANO.2012.2217153"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673304.pdf?arnumber=6673304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:45Z","timestamp":1498088325000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673304","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}