{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:36:34Z","timestamp":1759332994981,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673307","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"348-351","source":"Crossref","is-referenced-by-count":1,"title":["Blind-LMS based digital background calibration for a 14-Bit 200-MS\/s pipelined ADC"],"prefix":"10.1109","author":[{"given":"Yajuan","family":"He","sequence":"first","affiliation":[]},{"given":"Bo","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835826"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672081"},{"key":"1","first-page":"225","article-title":"A fully digital background calibration technique for pipeline","author":"kamali","year":"2009","journal-title":"International Conf Signal Acquision and Processing"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.826813"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.364429"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568689"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"8","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/82.554434","article-title":"Background digital calibration techniques for pipelined ADCs","volume":"44","author":"moon","year":"1997","journal-title":"IEEE Trans Circuits Syst -II Express Briefs"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673307.pdf?arnumber=6673307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:44Z","timestamp":1498088324000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673307","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}