{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:41Z","timestamp":1747868741599,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673311","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"368-373","source":"Crossref","is-referenced-by-count":2,"title":["Tagged probabilistic simulation based error probability estimation for better-than-worst case circuit design"],"prefix":"10.1109","author":[{"given":"Amr","family":"Tosson","sequence":"first","affiliation":[]},{"given":"Siddharth","family":"Garg","sequence":"additional","affiliation":[]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763130"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1993.627322"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158121"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000322"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629917"},{"key":"3","first-page":"523","article-title":"Hardware testing for error tolerant multimedia compression based on linear transforms","author":"chong","year":"2005","journal-title":"Proc Defect and Fault Tolerance Conference"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629915"},{"key":"10","first-page":"587","article-title":"Dynamic power estimation for deep submicron circuits with process variation","author":"chen","year":"2010","journal-title":"Asia and South Pacific Design Automation Conference"},{"key":"7","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1007\/978-3-540-30494-4_28","article-title":"A partitioning methodology for bdd-based verification","volume":"3312","author":"sahoo","year":"2004","journal-title":"Formal Methods in Computer-Aided Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687430"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457167"},{"key":"4","first-page":"514","article-title":"Analysis and testing for error tolerant motion estimation","author":"chung","year":"2005","journal-title":"Proc Defect and Fault Tolerance Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.736184"},{"key":"8","first-page":"662","author":"wan","year":"2012","journal-title":"Analysis of Digital Circuit Dynamic Behavior with Timed Ternary Decision Diagrams for Better-Than-Worst-Case Design"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673311.pdf?arnumber=6673311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:46Z","timestamp":1498088326000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673311\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673311","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}