{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:15:15Z","timestamp":1725470115938},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/vlsi-soc.2013.6673312","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:44Z","timestamp":1386168344000},"page":"374-379","source":"Crossref","is-referenced-by-count":1,"title":["Automatic addition of reset in asynchronous sequential control circuits"],"prefix":"10.1109","author":[{"given":"Vikas S.","family":"Vij","sequence":"first","affiliation":[]},{"given":"Kenneth S.","family":"Stevens","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","author":"cortadella","year":"1997","journal-title":"IEICE Transactions on Information and Systems E80-D"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.743715"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.743711"},{"key":"7","first-page":"26","article-title":"Concurrency reduction of untimed latch protocols-Theory and practice","author":"nagasai","year":"2010","journal-title":"International Symposium on Asynchronous Circuits and Systems"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1996.494437"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1417-6"}],"event":{"name":"2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2013,10,7]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,10,9]]}},"container-title":["2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6662534\/6673221\/06673312.pdf?arnumber=6673312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:41:32Z","timestamp":1490208092000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673312\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2013.6673312","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}