{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T05:00:33Z","timestamp":1754110833683,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/vlsi-soc.2014.7004155","type":"proceedings-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T20:07:28Z","timestamp":1421179648000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Logic synthesis and verification on fixed topology"],"prefix":"10.1109","author":[{"given":"Masahiro","family":"Fujita","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"SAT-Based Model Checking without Unrolling VM-CAllI 2011","year":"0","author":"bradley","key":"ref4"},{"key":"ref3","article-title":"A robust functional ECO engine by SAT proof minimization and interpolation techniques","author":"wu","year":"0","journal-title":"ICCAD 2010"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691203"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/11499107_37"},{"key":"ref11","article-title":"ABC: An Academic Industrial-Strength Verification Tool","author":"brayton","year":"2010","journal-title":"CAV"},{"key":"ref5","article-title":"Efficient implementation of property directed reachability","author":"een","year":"2011","journal-title":"FMC AD"},{"key":"ref8","article-title":"Solving QBF with Counterexample Guided Refinement","author":"janota","year":"2012","journal-title":"SAT"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168907"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687546"},{"key":"ref9","article-title":"Enumeration of irredundant circuit structures","author":"mishchenko","year":"2014","journal-title":"IWLS"},{"key":"ref1","article-title":"Fixing design errors with counterexamples and resynthesis","volume":"27","author":"chang","year":"2008","journal-title":"IEEE Trans on CAD of Integrated Circuits and Systems (TCAD)"}],"event":{"name":"2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2014,10,6]]},"location":"Playa del Carmen, Mexico","end":{"date-parts":[[2014,10,8]]}},"container-title":["2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6996506\/7004150\/07004155.pdf?arnumber=7004155","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T06:25:58Z","timestamp":1490336758000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7004155\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2014.7004155","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}