{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:06:39Z","timestamp":1780675599654,"version":"3.54.1"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/vlsi-soc.2014.7004164","type":"proceedings-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T15:07:28Z","timestamp":1421161648000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Crossbar replication vs. sharing for virtual channel flow control in asynchronous NoCs: A comparative study"],"prefix":"10.1109","author":[{"given":"Gabriele","family":"Miorandi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alberto","family":"Ghiribaldi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven M.","family":"Nowick","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"188","author":"mullins","year":"2004","journal-title":"Low-Latency Virtual-Channel Routers for On-Chip Networks"},{"key":"ref11","first-page":"332","author":"ghiribaldi","year":"2012","journal-title":"A Transition-Signaling Bundled Data NoC Switch Architecture for Cost-Efficient GALS Multicore Systems"},{"key":"ref12","first-page":"73","author":"thonnart","year":"2012","journal-title":"A Pseudo-Synchronous Implementation Flow for WCHB QDI Asynchronous Circuits"},{"key":"ref13","first-page":"151","author":"stevens","year":"2009","journal-title":"Characterization of Asynchronous Templates for Integration into Clocked CAD Flows"},{"key":"ref14","first-page":"274","author":"feliciian","year":"2004","journal-title":"An Asynchronous On-Chip Network Router with Quality-of-Service (QoS) Support"},{"key":"ref15","first-page":"54","author":"beigne","year":"2005","journal-title":"An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework"},{"key":"ref16","first-page":"684","volume":"15","author":"singh","year":"2007","journal-title":"MOUSETRAP high-speed transition signaling asynchronous pipelines IEEE Tran on VLSI"},{"key":"ref17","first-page":"269","author":"bjerregaard","year":"2004","journal-title":"Virtual Channel Designs for Guaranteeing Bandwidth in Asynchronous Network-on-Chip"},{"key":"ref18","first-page":"165","author":"villam\u00f3n","year":"0","journal-title":"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip NOCS 2010"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2114970"},{"key":"ref4","first-page":"103","author":"rostislav","year":"2009","journal-title":"QNoC Asynchronous Router INTEGRATION the VLSI Journal"},{"key":"ref3","first-page":"44","author":"rostislav","year":"2005","journal-title":"An Asynchrounous Router for Multiple Service Levels Networks on Chip"},{"key":"ref6","first-page":"75","volume":"27","author":"pullini","year":"2007","journal-title":"Bringing NoCs to 65 nm IEEE Micro"},{"key":"ref5","first-page":"33","author":"thonnart","year":"2010","journal-title":"A Fully-Asynchronous Low-Power Framework for GALS NoC Integration"},{"key":"ref8","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref7","first-page":"127","author":"fuchs","year":"2009","journal-title":"On the Threat of Metastability in an Asynchronous Fault-Tolerant Clock Generation Scheme"},{"key":"ref2","first-page":"65","author":"imai","year":"2011","journal-title":"Improving Dependability and Performance of Fully Asynchronous On-Chip Networks"},{"key":"ref1","first-page":"115","author":"najvirt","year":"2013","journal-title":"Classifying Virtual Channel Access Control Schemes for Asynchronous NoCs"},{"key":"ref9","first-page":"255","author":"peh","year":"2001","journal-title":"A Delay Model and Speculative Architecture for Pipelined Routers"}],"event":{"name":"2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Playa del Carmen, Mexico","start":{"date-parts":[[2014,10,6]]},"end":{"date-parts":[[2014,10,8]]}},"container-title":["2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6996506\/7004150\/07004164.pdf?arnumber=7004164","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T01:17:48Z","timestamp":1490318268000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7004164\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2014.7004164","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}