{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:09:20Z","timestamp":1761581360751},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314383","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:01:11Z","timestamp":1446505271000},"page":"7-12","source":"Crossref","is-referenced-by-count":3,"title":["Flare reduction in EUV Lithography by perturbation of wire segments"],"prefix":"10.1109","author":[{"given":"Sudipta","family":"Paul","sequence":"first","affiliation":[]},{"given":"Pritha","family":"Banerjee","sequence":"additional","affiliation":[]},{"given":"Susmita","family":"Sur-Kolay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/2463209.2488818"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1117\/12.599999"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1117\/12.879488"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ICCAD.2010.5654200"},{"key":"ref14","first-page":"703","article-title":"Native-Conflict and Stitch-Aware Wire Perturbation for Double Patterning Technology","author":"chen","year":"2012","journal-title":"IEEE Transactions on COMPUTER-AIDED DESIGN of Integrated Circuits and Systems (TCAD)"},{"key":"ref4","first-page":"6","article-title":"A study of flare variation in extreme ultraviolet lithography for sub-22nm line and space pattern","author":"lee","year":"2010","journal-title":"Jpn J Appl Phys"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/2228360.2228578"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/1231996.1232001"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2593069.2593215"},{"year":"0","key":"ref8"},{"year":"0","key":"ref7"},{"key":"ref2","first-page":"581","article-title":"Crosstalk-Constrained Performance Optimization by Using Wire Sizing and Perturbation","author":"pan","year":"2000","journal-title":"Proc of Computer Design"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MCAS.2009.933855"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/2429384.2429395"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314383.pdf?arnumber=7314383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T05:09:29Z","timestamp":1490418569000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314383","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}