{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T13:24:58Z","timestamp":1756992298380},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314386","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T18:01:11Z","timestamp":1446487271000},"page":"25-30","source":"Crossref","is-referenced-by-count":25,"title":["Tailoring instruction-set extensions for an ultra-low power tightly-coupled cluster of OpenRISC cores"],"prefix":"10.1109","author":[{"given":"Michael","family":"Gautschi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Traber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Pullini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michele","family":"Scandale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Di Federico","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michele","family":"Beretta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"Agosta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868626"},{"year":"2015","key":"ref3","article-title":"ARM Cortex MO+\/M4"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.526925"},{"key":"ref6","article-title":"Exploring Multi-banked Shared-L1 Program Cache on Ultra-Low Power, Tightly-Coupled Processor Clusters","author":"loi","year":"0","journal-title":"CF ‘15"},{"key":"ref11","first-page":"138","article-title":"A comparison between processor architectures for multimedia applications","author":"shahbahrami","year":"0","journal-title":"ProRisc 2004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/371636.371677"},{"year":"2014","key":"ref8","article-title":"OpenRISC Community Portal"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548579"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2012.0011"},{"key":"ref9","first-page":"157","article-title":"Techniques for effectively exploiting a zero overhead loop buffer","year":"2000","journal-title":"Compiler Construction"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314386.pdf?arnumber=7314386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:09:33Z","timestamp":1490404173000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314386\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314386","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}