{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,31]],"date-time":"2024-08-31T05:49:10Z","timestamp":1725083350738},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314387","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T18:01:11Z","timestamp":1446487271000},"source":"Crossref","is-referenced-by-count":3,"title":["Design of asynchronous RISC CPU register-file Write-Back queue"],"prefix":"10.1109","author":[{"given":"Matthew M.","family":"Kim","sequence":"first","affiliation":[]},{"given":"Karl M.","family":"Fant","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Beckett","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/0471702897"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660034"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.588033"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/5.740018"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39864-6_12"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.2200\/S00202ED1V01Y200907DCS023"},{"key":"ref17","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.28"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.13.0112.0598"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4010026"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.163"},{"key":"ref2","article-title":"Architectural enhancements for a synthesised self-timed processor","author":"tarazona","year":"0","journal-title":"Proc 19th UK Asynchronous Forum"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878304"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666497"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Daejeon, South Korea","start":{"date-parts":[[2015,10,5]]},"end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314387.pdf?arnumber=7314387","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:15:45Z","timestamp":1490375745000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314387\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314387","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}