{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:03:58Z","timestamp":1725627838905},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314393","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T18:01:11Z","timestamp":1446487271000},"page":"63-68","source":"Crossref","is-referenced-by-count":9,"title":["Power-management high-level synthesis"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Macko","sequence":"first","affiliation":[]},{"given":"Katarina","family":"Jelemenska","sequence":"additional","affiliation":[]},{"given":"Pavel","family":"Cicak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"ITRS","article-title":"The international technology roadmap for semiconductors: Design","year":"2011","key":"ref4"},{"journal-title":"IEEE Standard for Design and Verification of Low Power Integrated Circuits","year":"2013","key":"ref3"},{"journal-title":"High level power estimation and reduction techniques for power aware hardware design","year":"2010","author":"ahuja","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2013.6662154"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AFRCON.2013.6757781"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2011.0352"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/DDECS.2015.16","article-title":"Power-Management Specification in SystemC","author":"macko","year":"2015","journal-title":"2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.71"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28293-5_4"},{"year":"2012","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.327"},{"article-title":"Low Power Methodology: For System-on-Chip Design","year":"2007","author":"keating","key":"ref1"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314393.pdf?arnumber=7314393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T18:43:55Z","timestamp":1498243435000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314393","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}