{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:56:50Z","timestamp":1725573410279},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314396","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:01:11Z","timestamp":1446505271000},"page":"80-85","source":"Crossref","is-referenced-by-count":1,"title":["Physical design and mask optimization for directed self-assembly lithography (DSAL)"],"prefix":"10.1109","author":[{"given":"Seongbo","family":"Shim","sequence":"first","affiliation":[]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201200265"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.12.3.033011"},{"key":"ref12","first-page":"1","article-title":"Physical verification and manufacturing of contact\/via layers using grapho-epitaxy DSA process","author":"torres","year":"2014","journal-title":"Proc SPIE"},{"key":"ref13","first-page":"1","article-title":"Calibration and application of a dsa compact model for grapho-epitaxy hole processing using contour-based metrology","author":"fenger","year":"2014","journal-title":"Proc SPIE"},{"key":"ref14","first-page":"1","article-title":"A full-chip DSA correction framework","author":"wang","year":"2014","journal-title":"Proc SPIE"},{"year":"0","key":"ref15","article-title":"Nangate 15nm open cell library"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593125"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059081"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/polb.23452"},{"key":"ref3","first-page":"786","article-title":"Reducing DfM to practice: the lithography manufacturability assessor","author":"liebmann","year":"2006","journal-title":"Proc SPIE"},{"key":"ref6","first-page":"186","article-title":"Block copolymer directed self-assembly (dsa) aware contact layer optimization for 10nm 1D standard cell library","author":"du","year":"2013","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372598"},{"year":"0","key":"ref8","article-title":"Opencores"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1117\/12.2011264"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/12.2011263"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.11.3.031305"},{"key":"ref9","first-page":"1","article-title":"Synthesis of lithography test patterns through topology-oriented pattern extraction and classification","author":"shim","year":"2014","journal-title":"Proc SPIE"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314396.pdf?arnumber=7314396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T21:15:46Z","timestamp":1490390146000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314396","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}