{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:37:35Z","timestamp":1729647455793,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314397","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T18:01:11Z","timestamp":1446487271000},"page":"86-91","source":"Crossref","is-referenced-by-count":4,"title":["Qualifying non-volatile register files for embedded systems through compiler-directed write minimization and balancing"],"prefix":"10.1109","author":[{"given":"Chengmo","family":"Yang","sequence":"first","affiliation":[]},{"given":"Maria","family":"Ruiz Varela","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2491899.2465564"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627667"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9551-3_11"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059057"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059056"},{"key":"ref16","first-page":"1519","article-title":"A compression-based area-efficient recovery architecture for nonvolatile processors","author":"wang","year":"2012","journal-title":"Design Automation and Test in Europe Conference and Exhibition"},{"key":"ref17","article-title":"PaCC: A parallel compare and compress codec for area reduction in nonvolatile processors","volume":"22","author":"wang","year":"2013","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"year":"2008","key":"ref18","article-title":"Nikkei electronics asia: Rohm develops non-volatile register slashes dissipation"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICEAA.2007.4387375"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9551-3_6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICGCS.2010.5542984"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref8","first-page":"334","article-title":"An 82ua\/mhz microcontroller with embedded FeRAM for energy-harvesting applications","author":"zwerg","year":"2011","journal-title":"International Solid-State Circuits Conference (ISSCC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886523"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249428"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1111609.1111610"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662528"},{"key":"ref22","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE Int Workshop Workload Characterization (WWC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2009.5270305"},{"key":"ref24","first-page":"330","article-title":"Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems","author":"lee","year":"1997","journal-title":"International Symposium on Microarchitecture (MICRO)"},{"journal-title":"Compilers Principles Techniques and Tools","year":"2007","author":"aho","key":"ref23"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314397.pdf?arnumber=7314397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T18:43:54Z","timestamp":1498243434000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314397","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}