{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:40:58Z","timestamp":1725666058306},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314401","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:01:11Z","timestamp":1446505271000},"page":"110-115","source":"Crossref","is-referenced-by-count":3,"title":["Architecture exploration of 3D FPGA to minimize internal layer connection"],"prefix":"10.1109","author":[{"given":"Motoki","family":"Amagasaki","sequence":"first","affiliation":[]},{"given":"Yuto","family":"Takeuchi","sequence":"additional","affiliation":[]},{"given":"Qian","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[]},{"given":"Morihiro","family":"Kuga","sequence":"additional","affiliation":[]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1109\/FPL.2011.59","article-title":"An Easily Testable Routing Architecture And Effecient Test Technique","author":"inoue","year":"2011","journal-title":"International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/329166.329171","article-title":"The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density","author":"ahmed","year":"2000","journal-title":"Proc Int Symp Field-Programmable Gate Array"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"article-title":"ABC: A System for Sequential Synthesis and Verification","year":"2009","author":"mishchenko","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.854637"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E96.D.1602"},{"key":"ref16","article-title":"A Novel Three-Dimensional FPGA Architecture with High-speed Serial Communication Links","author":"kajiwara","year":"2015","journal-title":"Proc of nternational Conference on Field Programmable Technology(ICFPT)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306586"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/764942"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556234"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673274"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855945"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000456"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1995.580726"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007463"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314401.pdf?arnumber=7314401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,15]],"date-time":"2023-08-15T18:27:47Z","timestamp":1692124067000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314401","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}