{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,17]],"date-time":"2025-04-17T09:05:11Z","timestamp":1744880711182},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314403","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T18:01:11Z","timestamp":1446487271000},"page":"122-127","source":"Crossref","is-referenced-by-count":4,"title":["A thermal estimation model for 3D IC using liquid cooled microchannels and thermal TSVs"],"prefix":"10.1109","author":[{"given":"Surajit Kr","family":"Roy","sequence":"first","affiliation":[]},{"given":"Supriyo","family":"Mandal","sequence":"additional","affiliation":[]},{"given":"Chandan","family":"Giri","sequence":"additional","affiliation":[]},{"given":"Hafizur","family":"Rahman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2211050"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306542"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560164"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"year":"0","key":"ref14"},{"key":"ref15","first-page":"441","article-title":"Optimization study of stacked micro-channel heat sinks for micro-electronic cooling","author":"wei","year":"2002","journal-title":"Proc Eighth Intersociety Conf Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM '02)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509681"},{"year":"0","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref3","first-page":"1","article-title":"Testing 3D chips containing Through-Silicon Vias","author":"marinissen","year":"2008","journal-title":"International Test Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/0017-9310(92)90089-B"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.06.002"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/28.821819"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/STHERM.1991.152913"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509643"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.29"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1108\/09615530510571921"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314403.pdf?arnumber=7314403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:08:31Z","timestamp":1490375311000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314403\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314403","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}