{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:36:47Z","timestamp":1761989807399,"version":"build-2065373602"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314410","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:01:11Z","timestamp":1446505271000},"page":"165-170","source":"Crossref","is-referenced-by-count":5,"title":["Circuit performance optimization for local intra-die process variations using a gate selection metric"],"prefix":"10.1109","author":[{"given":"Victor","family":"Champac","sequence":"first","affiliation":[]},{"given":"Alejandra Nicte-ha","family":"Reyes","sequence":"additional","affiliation":[]},{"given":"Andres F.","family":"Gomez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993112"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.35"},{"key":"ref10","first-page":"321","article-title":"Circuit optimization using statistical static timing analysis","author":"aseem","year":"2005","journal-title":"Proceedings of the 42nd Annual Design Automation Conference (DAC '05)"},{"key":"ref6","first-page":"153","article-title":"A Variation Tolerant Combinational Circuit Design Approach Using Parallel Gates","author":"rajesh","year":"2010","journal-title":"Book section Analysis and Design of Resilient VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000252"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541488"},{"key":"ref8","first-page":"454","article-title":"Novel sizing algorithm for yield improvement under process variation in nanometer technology","author":"seung hoon","year":"2004","journal-title":"Design Automation Conference 2004 Proceedings 41st"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000364"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314410.pdf?arnumber=7314410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T21:11:58Z","timestamp":1490389918000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314410\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314410","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}