{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:42:29Z","timestamp":1729633349125,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314411","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:01:11Z","timestamp":1446505271000},"page":"171-176","source":"Crossref","is-referenced-by-count":2,"title":["Scalable algorithm for structural fault collapsing in digital circuits"],"prefix":"10.1109","author":[{"given":"Raimund","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lembit","family":"Jurimagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elmet","family":"Orasson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270849"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692710"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.78"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.10"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.11"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref16","first-page":"75","article-title":"Test Generation for Digital Circuits Using Alternative Graphs","author":"ubar","year":"0","journal-title":"Proc Tallinn Technical Univ"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/54.485782"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456929"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1180","DOI":"10.7873\/DATE.2015.0226","article-title":"Fault Simulation with Parallel Exact Critical Path Tracing in Multiple Core Environment","author":"maksim gorev","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-1543-z"},{"key":"ref3","article-title":"Using Hierarchy in Design Automation:The Fault Collapsing Problem","author":"sandireddy","year":"2007","journal-title":"Proc of the 11th VLSI Design and Test Symposium Kolkata"},{"key":"ref6","first-page":"72","article-title":"Simulation Based Approximate Global Fault Collapsing","author":"al-assad","year":"2002","journal-title":"Proc Int Conf VLSI Des"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.124518"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041783"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326880"},{"key":"ref2","article-title":"Fault Folding for Irredundant and Redundant Combinational Circuits","volume":"c 22","author":"to","year":"1973","journal-title":"IEEE Trans on Comp"},{"article-title":"Essentials of Electronic Testing","year":"2000","author":"bushnell","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.20"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450451"},{"key":"ref22","first-page":"77","article-title":"Lower Bounds of the Size of S3BDDs","author":"mironov","year":"2014","journal-title":"IEEE 17th Int Symp DDECS Warsaw"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.2298\/FUEE1103303U"},{"year":"0","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314411.pdf?arnumber=7314411","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T06:05:11Z","timestamp":1567317911000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314411\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314411","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}