{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:42:31Z","timestamp":1730302951885,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314416","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:01:11Z","timestamp":1446505271000},"page":"201-206","source":"Crossref","is-referenced-by-count":0,"title":["Traffic-aware buffer reconfiguration in on-chip networks"],"prefix":"10.1109","author":[{"given":"Ramin","family":"Bashizade","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Sarbazi-Azad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"63","article-title":"A 4.6Tbits\/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS","author":"kumar","year":"2007","journal-title":"ICCD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391630"},{"key":"ref12","first-page":"2397","article-title":"Novel Flow Control for Fully Adaptive Routing in Cache-Coherent NoCs","volume":"25","author":"ma","year":"2014","journal-title":"TPDS"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2068064"},{"key":"ref14","first-page":"333","article-title":"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers","author":"nicopoulos","year":"2006","journal-title":"Micro"},{"key":"ref15","first-page":"240","article-title":"On the Effects of Process Variation in Network-on-Chip Architectures","volume":"7","year":"2010","journal-title":"TDSC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.17"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.427"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2268548"},{"key":"ref4","first-page":"366","article-title":"Worm-Bubble Flow Control","author":"chen","year":"2013","journal-title":"HPCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921258"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558397"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882474"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.11.002"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228430"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314416.pdf?arnumber=7314416","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T21:15:48Z","timestamp":1490390148000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314416\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314416","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}