{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:42:33Z","timestamp":1730302953674,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314421","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T18:01:11Z","timestamp":1446487271000},"page":"231-236","source":"Crossref","is-referenced-by-count":1,"title":["A time interleaved DAC sharing SAR Pipeline ADC for ultra-low power camera front ends"],"prefix":"10.1109","author":[{"given":"Anvesha","family":"Amaravati","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manan","family":"Chugh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"De-sign and Analysis of a Hardware-Efficient Compressed Sensing Architecture for Data Compression in Wireless Sensors","volume":"47","author":"chen","year":"2012","journal-title":"IEEE JSSC"},{"key":"ref11","article-title":"Factorization for Analog-to-Digital Matrix Multiplication","author":"lee","year":"2013","journal-title":"Report"},{"key":"ref12","first-page":"236247","article-title":"A2.1Mpixel 120 frame\/s CMOS image sensor with column-parallel ADC architecture","volume":"46","author":"chae","year":"2011","journal-title":"IEEE JSSC"},{"key":"ref13","first-page":"420422","article-title":"A 17.7 Mpixel 120 fps CMOS image sensor with 34.8 Gb\/s readout","author":"toyama","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref14","article-title":"ADC Performance Survey 1997&#x2013;2015","author":"murmann","year":"0","journal-title":"[Online]"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063061"},{"key":"ref16","article-title":"A Single SAR ADC Converting Multi-Channel Sparse Signals","author":"guo","year":"2013","journal-title":"Proc IEEE ISCAS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2334852"},{"key":"ref18","article-title":"CMOS Data converters for communication","author":"gustavsson","year":"2000","journal-title":"Kluwer Academic Publishers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108133"},{"key":"ref4","first-page":"388389","article-title":"A 33 mpixel 120 fps cmos image sensor using 12 b column-parallel pipelined cyclic adcs","author":"watabe","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2030635"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2006.871582"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2214851"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2041422"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.801211"},{"key":"ref2","first-page":"494","article-title":"A 187.5Vrms-Read-Noise 51mW 1.4Mpixel CMOS Image Sensor with PMOSCAP Column CDS and 10b Self-Differential Offset-Cancelled Pipeline SAR-ADC","author":"deguchi","year":"0","journal-title":"IEEE ISSCC 2012"},{"key":"ref1","first-page":"114117","article-title":"A 45.5?W 15fps Always-On CMOS image sensor for Mobile and Wearable Devices","author":"choi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2011.5947224"},{"key":"ref20","article-title":"A 50-fJ 10-b 160-MS\/s Pipelined-SAR ADC Decoupled Flip-Around MDAC and Self-Embedded Off. Cancel","volume":"47","author":"zhu","year":"2012","journal-title":"IEEE JSSC"},{"key":"ref22","article-title":"Modeling of capacitor array mismatch effect in embedded CMOS CR SAR ADC","author":"lin","year":"2005","journal-title":"Int Conf ASIC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.810472"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314421.pdf?arnumber=7314421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:47:11Z","timestamp":1490406431000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314421","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}