{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:38:07Z","timestamp":1729669087429,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314427","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T18:01:11Z","timestamp":1446487271000},"page":"264-269","source":"Crossref","is-referenced-by-count":2,"title":["Timing attack on NEMS relay based design of AES"],"prefix":"10.1109","author":[{"given":"Samah Mohamed","family":"Saeed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bodhisatwa","family":"Mazumdar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sk Subidh","family":"Ali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131645"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675141"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"653","DOI":"10.1109\/TCAD.2012.2232707","article-title":"Combinational logic design using six-terminal nem relays","volume":"32","author":"lee","year":"2013","journal-title":"Computer-Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/317825.317964"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.1990.113767"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.238030"},{"journal-title":"Micro-Relay Technology for Energy-Efficient Integrated Circuits","year":"2014","author":"chen","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675141"},{"journal-title":"The Design of Rijndael AES&#x2014 The Advanced Encryption Standard","year":"2002","author":"daemen","key":"ref18"},{"key":"ref19","article-title":"Yosys application note 010: Converting verilog to blif [online]","author":"wolf","year":"2013","journal-title":"Public Software [Online)"},{"key":"ref4","first-page":"104","article-title":"Timing attacks on implementations of diffie-heIlman, rsa, dss, and other systems","year":"1996","journal-title":"CRYPTO'96"},{"key":"ref3","first-page":"104","article-title":"Differential power analysis","year":"1999","journal-title":"CRYPTO'99 LNCS 1666"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"145","DOI":"10.7873\/DATE.2015.0712","article-title":"Side-channel attacks from static power: When should we care?","author":"del pozo","year":"2015","journal-title":"Design Automation and Test in Europe Conference and Exhibition"},{"key":"ref5","first-page":"29","article-title":"The em side-channel(s)","author":"agrawal","year":"2003","journal-title":"Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687490"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2252923"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074370"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681660"},{"key":"ref9","first-page":"306","article-title":"Design and analysis of hybrid nems-cmos circuits for ultra low-power applications","author":"dadgour","year":"2007","journal-title":"Proceedings of ACM\/IEEE Design Automation Conference"},{"article-title":"Cudd: Cu decision diagram package","year":"2012","author":"somenzi","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2013.2252951"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314427.pdf?arnumber=7314427","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T02:05:09Z","timestamp":1567303509000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314427\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314427","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}