{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:45:17Z","timestamp":1761648317793,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314431","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:01:11Z","timestamp":1446505271000},"page":"286-291","source":"Crossref","is-referenced-by-count":11,"title":["Reversible circuit rewriting with simulated annealing"],"prefix":"10.1109","author":[{"given":"Nabila","family":"Abdessaied","sequence":"first","affiliation":[]},{"given":"Mathias","family":"Soeken","sequence":"additional","affiliation":[]},{"given":"Gerhard W.","family":"Dueck","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674674"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-81-322-1988-0_8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548653"},{"key":"ref13","article-title":"Revkit: A toolkit for reversible circuit design","volume":"18","author":"soeken","year":"2012","journal-title":"Journal of Multiple-Valued Logic & Soft Computing"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2008.43"},{"journal-title":"Reversible logic synthesis benchmarks page","year":"0","author":"maslov","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165069"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232806"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36315-3_9"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38986-3_16"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775915"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-10003-2_104","article-title":"Reversible computing","author":"toffoli","year":"1980"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2012.64"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419684"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.52.3457"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314431.pdf?arnumber=7314431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T22:43:55Z","timestamp":1498257835000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314431\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314431","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}