{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:09:11Z","timestamp":1725415751466},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314433","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T18:01:11Z","timestamp":1446487271000},"page":"297-302","source":"Crossref","is-referenced-by-count":6,"title":["A new sizing approach for lifetime improvement of nanoscale digital circuits due to BTI aging"],"prefix":"10.1109","author":[{"given":"Andres","family":"Gomez","sequence":"first","affiliation":[]},{"given":"Victor","family":"Champac","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2014.6841926"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993802"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1109\/VTS.2007.22","article-title":"Circuit Failure Prediction and Its Application to Transistor Aging","author":"agarwal","year":"2007","journal-title":"VLSI Test Symposium 2007 25th IEEE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705198"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.10.012"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1524\/itit.2010.0589"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2013.2266651"},{"key":"ref3","article-title":"Temperature Impact on NBTI Modeling in the Framework of Technology Scaling","author":"khan","year":"2010","journal-title":"2nd HiPEAC Workshop on Design for Reliability"},{"key":"ref6","first-page":"216","article-title":"Efficient Transistor-Level Sizing Technique under Temporal Performance Degradation due to NBTI","author":"kang","year":"2007","journal-title":"Computer Design 2006 ICCD 2006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.48"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.274"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102496"},{"key":"ref2","article-title":"CMOS scaling impacts on Reliability, What do we understand?","author":"khan","year":"2008","journal-title":"19th Annual Workshop on Circuits Systems and Signal Processing (ProRISC 2008)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479834"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314433.pdf?arnumber=7314433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T18:43:54Z","timestamp":1498243434000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314433","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}