{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:42:35Z","timestamp":1730302955899,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314435","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T18:01:11Z","timestamp":1446487271000},"page":"307-312","source":"Crossref","is-referenced-by-count":2,"title":["A generic clock controller for low power systems: Experimentation on an AXI bus"],"prefix":"10.1109","author":[{"given":"Chadi","family":"Al Khatib","sequence":"first","affiliation":[]},{"given":"Claire","family":"Aupetit","sequence":"additional","affiliation":[]},{"given":"Cyril","family":"Chevalier","sequence":"additional","affiliation":[]},{"given":"Chouki","family":"Aktouf","sequence":"additional","affiliation":[]},{"given":"Gilles","family":"Sicard","sequence":"additional","affiliation":[]},{"given":"Laurent","family":"Fesquet","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"720","article-title":"micropipelines","volume":"32","author":"suherland","year":"0","journal-title":"Communications of the ACM June 1989"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.15"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2006.329234"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.48"},{"key":"ref4","first-page":"1","article-title":"Asynchronous Circuits Design: AnArchitectural Approach","author":"renaudin","year":"2003","journal-title":"V Escola deMicroeletronica da SBC-Sul Rio Grande"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666491"},{"journal-title":"Principles of Asynchronous Circuit Design-A Systems Prospective","year":"2001","author":"spars?and","key":"ref5"},{"article-title":"system design and implementation of AXI bus","year":"0","author":"liao","key":"ref8"},{"journal-title":"Pipelined Asynchronous Circuits","year":"1995","author":"lines","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269261"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2159284"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2009.5277006"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314435.pdf?arnumber=7314435","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:47:18Z","timestamp":1490406438000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314435\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314435","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}