{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:42:37Z","timestamp":1730302957116,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/vlsi-soc.2015.7314441","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:01:11Z","timestamp":1446505271000},"page":"343-348","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic migratory selection strategy for adaptive routing in mesh NoCs"],"prefix":"10.1109","author":[{"given":"John","family":"Jose","sequence":"first","affiliation":[]},{"given":"Joe","family":"Augustine","sequence":"additional","affiliation":[]},{"given":"Sijin","family":"Sebastian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"729","volume":"11","author":"chiu","year":"2000","journal-title":"The odd-even turn model for adaptive routing in IEEE TPDS"},{"key":"ref3","first-page":"203","author":"gratz","year":"2008","journal-title":"Regional Congestion Awareness for Load Balance in Network-on-Chip in HPCA"},{"key":"ref10","first-page":"62","author":"ubal","year":"2007","journal-title":"Multi2sim A Simulation Framework to Evaluate Multicoremultithreaded Processors SBAC-PAD"},{"key":"ref6","first-page":"564","author":"john jose","year":"2012","journal-title":"TRACKER A low overhead adaptive NoC router with load balancing selection strategy in ICCAD"},{"key":"ref11","first-page":"559","author":"kim","year":"2005","journal-title":"A low latency router supporting adaptivity for on-chip interconnects in DAC"},{"key":"ref5","first-page":"809","volume":"57","author":"ascia","year":"2008","journal-title":"Implementation and analysis of a new selection strategy for adaptive routing in NoC in IEEE TOC"},{"key":"ref12","first-page":"2935","article-title":"Evaluation of the traffic-performance characteristics of system-on-chip communication architectures","author":"lahiri","year":"2000","journal-title":"Proceedings of the International Conference on VLSI Design"},{"key":"ref8","first-page":"21","author":"mukund","year":"2013","journal-title":"GCA Global congestion awareness for load balance in Networks-on-Chip"},{"key":"ref7","first-page":"23","author":"john jose","year":"2011","journal-title":"BOFAR Buffer occupancy factor based adaptive router for mesh NoC in NoCArc"},{"key":"ref2","first-page":"684","author":"dally","year":"2001","journal-title":"Route packets not wires On-chip interconnection networks in DAC"},{"key":"ref9","first-page":"86","author":"nan","year":"2013","journal-title":"A detailed and flexible cycle-accurate Network-on-Chip simulator in ISPASS"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref1"}],"event":{"name":"2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2015,10,5]]},"location":"Daejeon, South Korea","end":{"date-parts":[[2015,10,7]]}},"container-title":["2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7304349\/7314373\/07314441.pdf?arnumber=7314441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T05:47:19Z","timestamp":1490420839000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7314441\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc.2015.7314441","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}